

### Product Overview

The NIRS2x devices are high reliability dual-channel digital isolator. The NIRS2x device is safety certified by UL1577 support  $3kV_{rms}$  insulation withstand voltages, while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NIRS2x is up to 500kbps, and the common-mode transient immunity (CMTI) is up to 100kV/us. The NIRS2x device provides digital channel direction configuration and the default output level configuration when the input power is lost. Wide supply voltage of the NIRS2x device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

### Key Features

- Up to  $3000V_{rms}$  Insulation voltage
- Data rate: DC to 500kbps
- Power supply voltage: 2.5V to 5.5V
- High CMTI: 100kV/us
- Chip level ESD: HBM:  $\pm 6kV$
- High system level EMC performance:  
Enhanced system level ESD, EFT, Surge immunity
- Default output high level or low level option
- Isolation barrier life: >60 years
- Low power consumption: 1mA/ch (500kbps)
- Propagation delay: <500ns
- Operation temperature:  $-40^{\circ}C \sim 125^{\circ}C$
- RoHS-compliant packages:  
SOIC-8 narrow body

### Safety Regulatory Approvals

- UL recognition: up to  $3000V_{rms}$  for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA component notice 5A
- DIN VDE V 0884-11:2017-01

### Applications

- Industrial automation system
- Isolated SPI, RS232, RS485
- General-purpose multichannel isolation
- Motor control

### Device Information

| Part Number | Package      | Body Size       |
|-------------|--------------|-----------------|
| NIRS2x      | SOP8(300mil) | 5.85mm × 7.50mm |

### Functional Block Diagrams




Figure 1.1 NIRS20 Block Diagram    Figure 1.2 NIRS21 Block Diagram




Figure 1.3 NIRS22N Block Diagram

Index

1.0 ABSOLUTE MAXIMUM RATINGS..... 3

2.0 SPECIFICATIONS..... 3

2.1. RECOMMENDED OPERATING CONDITIONS..... 3

2.2. THERMAL CHARACTERISTICS..... 3

2.3. ELECTRICAL CHARACTERISTICS..... 4

2.4. PARAMETER MEASUREMENT INFORMATION..... 7

3.0 HIGH VOLTAGE FEATURE DESCRIPTION..... 7

3.1. INSULATION AND SAFETY RELATED SPECIFICATIONS..... 7

3.2. DIN VDE V 0884-11（VDE V 0884-11）:2017-01 INSULATION CHARACTERISTICS..... 8

3.3. REGULATORY INFORMATION..... 9

4.0 FUNCTION DESCRIPTION..... 9

5.0 APPLICATION NOTE..... 10

5.1. PCB LAYOUT..... 10

6.0 PACKAGE INFORMATION..... 11

7.0 TAPE AND REEL INFORMATION..... 12

8.0 ORDER INFORMATION..... 14

9.0 REVISION HISTORY..... 14

## 1.0 ABSOLUTE MAXIMUM RATINGS

| Parameters                         | Symbol                                            | Min  | Typ | Max                  | Unit  | Comments                                                                          |
|------------------------------------|---------------------------------------------------|------|-----|----------------------|-------|-----------------------------------------------------------------------------------|
| Power Supply Voltage               | VDD1, VDD2                                        | -0.5 |     | 6.5                  | V     |                                                                                   |
| Maximum Input Voltage              | VINA, VINB                                        | -0.4 |     | VDD+0.4 <sup>1</sup> | V     | The maximum voltage must not exceed 6.5V.                                         |
| Maximum Output Voltage             | V <sub>OUTA</sub> , V <sub>OUTB</sub>             | -0.4 |     | VDD+0.4 <sup>1</sup> | V     | The maximum voltage must not exceed 6.5V.                                         |
| Maximum Input/Output Pulse Voltage | VINA, VINB, V <sub>OUTA</sub> , V <sub>OUTB</sub> | -0.8 |     | VDD+0.8              | V     | Pulse width should be less than 100ns, and the duty cycle should be less than 10% |
| Common-Mode Transients             | CMTI                                              |      |     | ±100                 | kV/us |                                                                                   |
| Output current                     | I <sub>o</sub>                                    | -15  |     | 15                   | mA    |                                                                                   |
| Maximum Surge Isolation Voltage    | V <sub>IOSM</sub>                                 |      |     | 6.1                  | kV    |                                                                                   |
| Operating Temperature              | T <sub>opr</sub>                                  | -40  |     | 125                  | °C    |                                                                                   |
| Storage Temperature                | T <sub>stg</sub>                                  | -40  |     | 150                  | °C    |                                                                                   |
| Electrostatic discharge            | HBM                                               |      |     | ±6000                | V     |                                                                                   |
|                                    | CDM                                               |      |     | ±2000                | V     |                                                                                   |

## 2.0 SPECIFICATIONS

### 2.1. RECOMMENDED OPERATING CONDITIONS

| Parameters               | Symbol           | min | typ | max | unit |
|--------------------------|------------------|-----|-----|-----|------|
| Power Supply Voltage     | VDD1, VDD2       | 2.5 |     | 5.5 | V    |
| Operating Temperature    | T <sub>opr</sub> | -40 |     | 125 | °C   |
| High Level Input Voltage | V <sub>IH</sub>  | 2   |     |     | V    |
| Low Level Input Voltage  | V <sub>IL</sub>  |     |     | 0.8 | V    |
| Data rate                | DR               |     |     | 150 | Mbps |

### 2.2. THERMAL CHARACTERISTICS

| Parameters | Symbol | NB-SOIC-8 | Unit |
|------------|--------|-----------|------|
|------------|--------|-----------|------|

|                                           |                     |       |       |
|-------------------------------------------|---------------------|-------|-------|
| IC Junction-to-Air Thermal Resistance     | $\theta_{JA}$       | 137.7 | ° C/W |
| Junction-to-case (top) thermal resistance | $\theta_{JC (top)}$ | 54.9  | ° C/W |
| Junction-to-board thermal resistance      | $\theta_{JB}$       | 71.7  | ° C/W |

## 2.3. ELECTRICAL CHARACTERISTICS

(VDD1=2.5V~5.5V, VDD2=2.5V~5.5V, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

| Parameters                     | Symbol             | Min                | Typ | Max                | Unit  | Comments                         |
|--------------------------------|--------------------|--------------------|-----|--------------------|-------|----------------------------------|
| Power on Reset                 | VDD <sub>POR</sub> |                    | 2.2 |                    | V     | POR threshold as during power-up |
|                                | VDD <sub>HYS</sub> |                    | 0.1 |                    | V     | POR threshold Hysteresis         |
| High Level Input Voltage       | V <sub>IH</sub>    | 0.7*V <sub>D</sub> |     |                    | V     |                                  |
| Low Level Input Voltage        | V <sub>IL</sub>    |                    |     | 0.3*V <sub>D</sub> | V     |                                  |
| High Level Output Voltage      | V <sub>OH</sub>    | VDD-0.4            |     |                    | V     | I <sub>OH</sub> ≤ 4mA            |
| Low Level Output Voltage       | V <sub>OL</sub>    |                    |     | 0.4                | V     | I <sub>OL</sub> ≤ 4mA            |
| Output Impedance               | R <sub>out</sub>   |                    | 50  |                    | ohm   |                                  |
| Input Pull high or low Current | I <sub>pull</sub>  |                    | 8   | 15                 | uA    |                                  |
| Start Up Time after POR        | tr <sub>bs</sub>   |                    | 40  |                    | usec  |                                  |
| Common Mode Transient Immunity | CMTI               | ±80                |     | ±100               | kV/us |                                  |

(VDD1=5V± 10%, VDD2=5V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 5V, Ta = 25°C)

| Parameters     | Symbol                  | Min | Typ  | Max  | Unit | Comments                |
|----------------|-------------------------|-----|------|------|------|-------------------------|
| Supply current | <b>NIRS21/ NIRS22</b>   |     |      |      |      |                         |
|                | I <sub>DD1</sub> (Q0)   |     | 1.42 | 2.13 | mA   | All Input at 0V         |
|                | I <sub>DD2</sub> (Q0)   |     | 1.42 | 2.13 | mA   |                         |
|                | I <sub>DD1</sub> (Q1)   |     | 0.88 | 1.32 | mA   | All Input at supply     |
|                | I <sub>DD2</sub> (Q1)   |     | 0.88 | 1.32 | mA   |                         |
|                | I <sub>DD1</sub> (0.5M) |     | 1.17 | 1.76 | mA   | All Input with 500kbps, |

|                                                                |                         |   |      |       |      |                                                        |
|----------------------------------------------------------------|-------------------------|---|------|-------|------|--------------------------------------------------------|
|                                                                | I <sub>DD2</sub> (0.5M) |   | 1.17 | 1.76  | mA   | C <sub>L</sub> =15pF                                   |
| Data Rate                                                      | DR                      | 0 |      | 0.5   | Mbps |                                                        |
| Minimum Pulse Width                                            | PW                      |   |      | 500.0 | ns   |                                                        |
| Propagation Delay                                              | t <sub>PLH</sub>        |   | 444  | 480   | ns   | See <a href="#">Figure 2.7</a> , C <sub>L</sub> = 15pF |
|                                                                | t <sub>PHL</sub>        |   | 438  | 480   | ns   | See <a href="#">Figure 2.7</a> , C <sub>L</sub> = 15pF |
| Pulse Width Distortion<br> t <sub>PHL</sub> - t <sub>PLH</sub> | PWD                     |   | 6    | 15.0  | ns   | See <a href="#">Figure 2.7</a> , C <sub>L</sub> = 15pF |
| Rising Time                                                    | t <sub>r</sub>          |   |      | 5.0   | ns   | See <a href="#">Figure 2.7</a> , C <sub>L</sub> = 15pF |
| Falling Time                                                   | t <sub>f</sub>          |   |      | 5.0   | ns   | See <a href="#">Figure 2.7</a> , C <sub>L</sub> = 15pF |
| Peak Eye Diagram Jitter                                        | t <sub>JIT</sub> (PK)   |   | 350  |       | ps   |                                                        |
| Channel-to-Channel Delay Skew                                  | t <sub>SK</sub> (c2c)   |   |      | 10.0  | ns   |                                                        |
| Part-to-Part Delay Skew                                        | t <sub>SK</sub> (p2p)   |   |      | 10.0  | ns   |                                                        |

(VDD1=3.3V± 10%, VDD2=3.3V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 3.3V, VDD2 = 3.3V, Ta = 25°C)

| Parameters                                                     | Symbol                  | Min | Typ  | Max   | Unit | Comments                                               |
|----------------------------------------------------------------|-------------------------|-----|------|-------|------|--------------------------------------------------------|
| Supply current                                                 | <b>NIRS21/ NIRS22</b>   |     |      |       |      |                                                        |
|                                                                | I <sub>DD1</sub> (Q0)   |     | 1.36 | 2.04  | mA   | All Input at 0V                                        |
|                                                                | I <sub>DD2</sub> (Q0)   |     | 1.36 | 2.04  | mA   |                                                        |
|                                                                | I <sub>DD1</sub> (Q1)   |     | 0.81 | 1.22  | mA   | All Input at supply                                    |
|                                                                | I <sub>DD2</sub> (Q1)   |     | 0.81 | 1.22  | mA   |                                                        |
|                                                                | I <sub>DD1</sub> (0.5M) |     | 1.11 | 1.67  | mA   | All Input with 500kbps,<br>C <sub>L</sub> = 15pF       |
|                                                                | I <sub>DD2</sub> (0.5M) |     | 1.11 | 1.67  | mA   |                                                        |
| Data Rate                                                      | DR                      | 0   |      | 0.5   | Mbps |                                                        |
| Minimum Pulse Width                                            | PW                      |     |      | 500.0 | ns   |                                                        |
| Propagation Delay                                              | t <sub>PLH</sub>        |     | 443  | 480   | ns   | See <a href="#">Figure 2.7</a> , C <sub>L</sub> = 15pF |
|                                                                | t <sub>PHL</sub>        |     | 437  | 480   | ns   | See <a href="#">Figure 2.7</a> , C <sub>L</sub> = 15pF |
| Pulse Width Distortion<br> t <sub>PHL</sub> - t <sub>PLH</sub> | PWD                     |     | 6    | 15.0  | ns   | See <a href="#">Figure 2.7</a> , C <sub>L</sub> = 15pF |
| Rising Time                                                    | t <sub>r</sub>          |     |      | 5.0   | ns   | See <a href="#">Figure 2.7</a> , C <sub>L</sub> = 15pF |

|                               |               |  |     |      |    |                                                      |
|-------------------------------|---------------|--|-----|------|----|------------------------------------------------------|
| Falling Time                  | $t_f$         |  |     | 5.0  | ns | See <a href="#">Figure 2.7</a> , $C_L = 15\text{pF}$ |
| Peak Eye Diagram Jitter       | $t_{JIT(PK)}$ |  | 350 |      | ps |                                                      |
| Channel-to-Channel Delay Skew | $t_{SK(c2c)}$ |  |     | 10.0 | ns |                                                      |
| Part-to-Part Delay Skew       | $t_{SK(p2p)}$ |  |     | 10.0 | ns |                                                      |

(VDD1=2.5V± 10%, VDD2=2.5V± 10%, Ta=-40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 2.5V, VDD2 = 2.5V, Ta = 25°C)

| Parameters                                      | Symbol                | Min | Typ  | Max   | Unit | Comments                                             |
|-------------------------------------------------|-----------------------|-----|------|-------|------|------------------------------------------------------|
| Supply current                                  | <b>NIRS21/ NIRS22</b> |     |      |       |      |                                                      |
|                                                 | $I_{DD1(Q0)}$         |     | 1.32 | 1.98  | mA   | All Input at 0V                                      |
|                                                 | $I_{DD2(Q0)}$         |     | 1.32 | 1.98  | mA   |                                                      |
|                                                 | $I_{DD1(Q1)}$         |     | 0.78 | 1.17  | mA   | All Input at supply                                  |
|                                                 | $I_{DD2(Q1)}$         |     | 0.78 | 1.17  | mA   |                                                      |
|                                                 | $I_{DD1(0.5M)}$       |     | 1.07 | 1.61  | mA   | All Input with 500kbps,<br>$C_L = 15\text{pF}$       |
|                                                 | $I_{DD2(0.5M)}$       |     | 1.07 | 1.61  | mA   |                                                      |
| Data Rate                                       | DR                    | 0   |      | 0.5   | Mbps |                                                      |
| Minimum Pulse Width                             | PW                    |     |      | 500.0 | ns   |                                                      |
| Propagation Delay                               | $t_{PLH}$             |     | 443  | 480   | ns   | See <a href="#">Figure 2.7</a> , $C_L = 15\text{pF}$ |
|                                                 | $t_{PHL}$             |     | 437  | 480   | ns   | See <a href="#">Figure 2.7</a> , $C_L = 15\text{pF}$ |
| Pulse Width Distortion<br>$ t_{PHL} - t_{PLH} $ | PWD                   |     | 6    | 15.0  | ns   | See <a href="#">Figure 2.7</a> , $C_L = 15\text{pF}$ |
| Rising Time                                     | $t_r$                 |     |      | 5.0   | ns   | See <a href="#">Figure 2.7</a> , $C_L = 15\text{pF}$ |
| Falling Time                                    | $t_f$                 |     |      | 5.0   | ns   | See <a href="#">Figure 2.7</a> , $C_L = 15\text{pF}$ |
| Peak Eye Diagram Jitter                         | $t_{JIT(PK)}$         |     | 350  |       | ps   |                                                      |
| Channel-to-Channel Delay Skew                   | $t_{SK(c2c)}$         |     |      | 10.0  | ns   |                                                      |
| Part-to-Part Delay Skew                         | $t_{SK(p2p)}$         |     |      | 10.0  | ns   |                                                      |

## 2.4. PARAMETER MEASUREMENT INFORMATION




Figure 2.7 Switching Characteristics Test Circuit and Waveform




Figure 2.8 Common-Mode Transient Immunity Test Circuit

## 3.0 HIGH VOLTAGE FEATURE DESCRIPTION

### 3.1. INSULATION AND SAFETY RELATED SPECIFICATIONS

| Parameters                                      | Symbol | Value<br>SOIC-8 | Unit | Comments                                                          |
|-------------------------------------------------|--------|-----------------|------|-------------------------------------------------------------------|
| Minimum External Air Gap (Clearance)            | L(I01) | 4.0             | mm   | Shortest terminal-to-terminal distance through air                |
| Minimum External Tracking (Creepage)            | L(I02) | 4.0             | mm   | Shortest terminal-to-terminal distance across the package surface |
| Minimum internal gap                            | DTI    | 20              | um   | Distance through insulation                                       |
| Tracking Resistance(Comparative Tracking Index) | CTI    | >400            | V    | DIN EN 60112 (VDE 0303-11); IEC 60112                             |
| Material Group                                  |        | II              |      |                                                                   |

## 3.2. DIN VDE V 0884-11 (VDE V 0884-11) :2017-01 INSULATION CHARACTERISTICS

| Description                                               | Test Condition                                                                                                 | Symbol      | Value     | Unit     |
|-----------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|-------------|-----------|----------|
|                                                           |                                                                                                                |             | SOP8      |          |
| Installation Classification per DIN VDE 0110              |                                                                                                                |             |           |          |
| For Rated Mains Voltage $\leq 150V_{rms}$                 |                                                                                                                |             | I to IV   |          |
| For Rated Mains Voltage $\leq 300V_{rms}$                 |                                                                                                                |             | I to III  |          |
| For Rated Mains Voltage $\leq 400V_{rms}$                 |                                                                                                                |             | I to III  |          |
| Climatic Classification                                   |                                                                                                                |             | 10/105/21 |          |
| Pollution Degree per DIN VDE 0110, Table 1                |                                                                                                                |             | 2         |          |
| Maximum repetitive isolation voltage                      |                                                                                                                | VIORM       | 565       | Vpeak    |
| Input to Output Test Voltage, Method B1                   | $V_{IORM} \times 1.5 = V_{pd(m)}$ , 100% production test,<br>$t_{ini} = t_m = 1$ sec, partial discharge < 5 pC | $V_{pd(m)}$ | 847       | Vpeak    |
| Input to Output Test Voltage, Method A                    |                                                                                                                |             |           |          |
| After Environmental Tests Subgroup 1                      | $V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC               | $V_{pd(m)}$ | 678       | Vpeak    |
| After Input and /or Safety Test Subgroup 2 and Subgroup 3 | $V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC               | $V_{pd(m)}$ | 678       | Vpeak    |
| Maximum transient isolation voltage                       | $t = 60$ sec                                                                                                   | VIOTM       | 5300      | Vpeak    |
| Maximum Surge Isolation Voltage                           | Test method per IEC60065,1.2/50us waveform,<br>$V_{TEST} = V_{IOSM} \times 1.3$                                | VIOSM       | 6153      | Vpeak    |
| Isolation resistance                                      | $V_{IO} = 500V$                                                                                                | RIO         | $>10^9$   | $\Omega$ |
| Isolation capacitance                                     | $f = 1MHz$                                                                                                     | CIO         | 0.6       | pF       |
| Input capacitance                                         |                                                                                                                | CI          | 2         | pF       |
| Total Power Dissipation at 25°C                           |                                                                                                                | Ps          | 1100      | mW       |
| Safety input, output, or supply current                   | $\theta_{JA} = 137.7^\circ C/W$ , $V_I = 5.5 V$ ,<br>$T_J = 150^\circ C$ , $T_A = 25^\circ C$                  | Is          | 200       | mA       |

|                  |  |    |     |    |
|------------------|--|----|-----|----|
| Case Temperature |  | Ts | 150 | °C |
|------------------|--|----|-----|----|




Figure 3.1 NIRS20N/NIRS21N/NIRS22N Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

### 3.3. REGULATORY INFORMATION

The NIRS2xN are approved by the organizations listed in table.

| CUL                                                       |                                                           | VDE                                                                              | CQC                                                             |
|-----------------------------------------------------------|-----------------------------------------------------------|----------------------------------------------------------------------------------|-----------------------------------------------------------------|
| UL 1577 Component Recognition Program <sup>1</sup>        | Approved under CSA Component Acceptance Notice 5A         | DIN VDE V 0884-11:2017-01 <sup>2</sup>                                           | Certified by CQC11-471543-2012<br>GB4943.1-2011                 |
| Single Protection, 3000V <sub>rms</sub> Isolation voltage | Single Protection, 3000V <sub>rms</sub> Isolation voltage | Basic Insulation 565V <sub>peak</sub> , V <sub>IOSM</sub> =6153V <sub>peak</sub> | Basic insulation at 400V <sub>rms</sub> (565V <sub>peak</sub> ) |
| File (E500602)                                            | File (E500602)                                            | File (5024579-4880-0001)                                                         | File (pending)                                                  |

<sup>1</sup> In accordance with UL 1577, each NIRS21N/NIRS22N is proof tested by applying an insulation test voltage  $\geq 3600$  V<sub>rms</sub> for 1 sec.

<sup>2</sup> In accordance with DIN VDE V 0884-11, each NIRS21N/NIRS22N is proof tested by applying an insulation test voltage  $\geq 847$  V peak for 1 sec (partial discharge detection limit = 5 pC). The \* marking branded on the component designates DIN VDE V 0884-11 approval.

## 4.0 FUNCTION DESCRIPTION

The NIRS2x is a Dual-channel digital isolator based on a capacitive isolation barrier technique. The digital signal is modulated with RF carrier generated by the internal oscillator at the Transmitter side. Then it is transferred through the capacitive isolation barrier and demodulated at the Receiver side.

The NIRS2x devices are high reliability dual-channel digital isolator. The NIRS2x device is safety certified by UL1577 support 3kV<sub>rms</sub> insulation withstand voltage, while providing high electromagnetic immunity and low emissions at low power consumption. The data rate of the NIRS2x is up to 500kbps, and the common-mode transient immunity (CMTI) is up to 100kV/us. The NIRS2x device provides digital channel direction configuration and the default output level configuration when the input power is lost. Wide supply voltage of the NIRS2x device support to connect with most digital interface directly, easy to do the level shift. High system level EMC performance enhance reliability and stability of use.

The NIRS2x has a default output status when VDDIN is unready and VDDOUT is ready as shown in Table 4.1, which helps for diagnosis when power is missing at the transmitter side. The output B follows the same status with the input A within 60us after powering up.

Table 4.1 Output status vs. power status

| Input | VDD1 status | VDD2 status | Output      | Comment                                                                                             |
|-------|-------------|-------------|-------------|-----------------------------------------------------------------------------------------------------|
| H     | Ready       | Ready       | H           | Normal operation.                                                                                   |
| L     | Ready       | Ready       | L           |                                                                                                     |
| X     | Unready     | Ready       | H(NIRS2xN1) | The output follows the same status with the input within 60us after input side VDD1 is powered on.  |
| X     | Ready       | Unready     | X           | The output follows the same status with the input within 60us after output side VDD2 is powered on. |

## 5.0 APPLICATION NOTE

### 5.1. PCB LAYOUT

The NIRS2x requires a 0.1  $\mu$ F bypass capacitor between VDD1 and GND1, VDD2 and GND2. The capacitor should be placed as close as possible to the package. Figure 5.1 to Figure 5.4 show the recommended PCB layout, make sure the space under the chip should keep free from planes, traces, pads and via. To enhance the robustness of a design, the user may also include resistors (50–300  $\Omega$ ) in series with the inputs and outputs if the system is excessively noisy. The series resistors also improve the system reliability such as latch-up immunity.

The typical output impedance of an isolator driver channel is approximately 50  $\Omega$ ,  $\pm 40\%$ . When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.




Figure5.1 Recommended PCB Layout — Top Layer



Figure5.2 Recommended PCB Layout — Bottom Layer

6.0 PACKAGE INFORMATION




Figure 6.1 NIRS20N Package




Figure 6.2 NIRS21N Package




Figure 6.3 NIRS22 Package

Table1.1 NIRS20N/ NIRS21N/ NIRS22N Pin Configuration and Description






Figure 6.3 SOIC8 Package Shape and Dimension in millimeters (inches)

Table6.1 NIRS2XN Pin Configuration and Description

| NIRS20N<br>PIN NO. | NIRS21N<br>PIN NO. | NIRS22N<br>PIN NO. | SYMBOL | FUNCTION                                           |
|--------------------|--------------------|--------------------|--------|----------------------------------------------------|
| 1                  | 1                  | 1                  | VDD1   | Power Supply for Isolator Side 1                   |
| 7                  | 2                  | 7                  | OUTA   | Logic Output A                                     |
| 3                  | 3                  | 6                  | INB    | Logic Input B                                      |
| 4                  | 4                  | 4                  | GND1   | Ground 1, the ground reference for Isolator Side 1 |
| 5                  | 5                  | 5                  | GND2   | Ground 2, the ground reference for Isolator Side 2 |
| 6                  | 6                  | 3                  | OUTB   | Logic Output B                                     |
| 2                  | 7                  | 2                  | INA    | Logic Input A                                      |
| 8                  | 8                  | 8                  | VDD2   | Power Supply for Isolator Side 2                   |

## 7.0 TAPE AND REEL INFORMATION





ARBOR HOLE  
DETAIL A  
SCALE : 3:1

| PRODUCT SPECIFICATION |            |            |                             |             |                                                               |            |
|-----------------------|------------|------------|-----------------------------|-------------|---------------------------------------------------------------|------------|
| TAPE WIDTH            | ØA<br>±2.0 | ØN<br>±2.0 | W1                          | W2<br>(MAX) | W3                                                            | E<br>(MIN) |
| 08MM                  | 330        | 178        | 8.4 $\pm 1.5$<br>$\pm 0.0$  | 14.4        | SHALL<br>ACCOMMODATE<br>TAPE WIDTH<br>WITHOUT<br>INTERFERENCE | 5.5        |
| 12MM                  | 330        | 178        | 12.4 $\pm 2.0$<br>$\pm 0.0$ | 18.4        |                                                               | 5.5        |
| 16MM                  | 330        | 178        | 16.4 $\pm 2.0$<br>$\pm 0.0$ | 22.4        |                                                               | 5.5        |
| 24MM                  | 330        | 178        | 24.4 $\pm 2.0$<br>$\pm 0.0$ | 30.4        |                                                               | 5.5        |
| 32MM                  | 330        | 178        | 32.4 $\pm 2.0$<br>$\pm 0.0$ | 38.4        |                                                               | 5.5        |

| SURFACE RESISTIVITY |                       |                      |            |
|---------------------|-----------------------|----------------------|------------|
| LEGEND              | SR RANGE              | TYPE                 | COLOUR     |
| A                   | BELOW $10^{12}$       | ANTISTATIC           | ALL TYPES  |
| B                   | $10^8$ TO $10^{11}$   | STATIC DISSIPATIVE   | BLACK ONLY |
| C                   | $10^8$ & BELOW $10^8$ | CONDUCTIVE (GENERIC) | BLACK ONLY |
| E                   | $10^8$ TO $10^{11}$   | ANTISTATIC (COATED)  | ALL TYPES  |




Figure 7.1 Tape and Reel Information of SOIC8

## 8.0 ORDER INFORMATION

### Part Number Rule:

| Part Number                                                                                                                                                          | Isolation Rating (kV) | Number of side 1 inputs | Number of side 2 inputs | Max Data Rate (Mbps) | Default Output State | Temperature  | MSL | Package Type  | Package Drawing | SPQ  |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|-------------------------|-------------------------|----------------------|----------------------|--------------|-----|---------------|-----------------|------|
| NIRS20N1-DSPR                                                                                                                                                        | 3                     | 2                       | 0                       | 0.5                  | High                 | -40 to 125°C | 3   | SOP8 (150mil) | SOP8            | 1000 |
| NIRS21N1-DSPR                                                                                                                                                        | 3                     | 1                       | 1                       | 0.5                  | High                 | -40 to 125°C | 3   | SOP8 (150mil) | SOP8            | 1000 |
| NIRS22N1-DSPR                                                                                                                                                        | 3                     | 1                       | 1                       | 0.5                  | High                 | -40 to 125°C | 3   | SOP8 (150mil) | SOP8            | 1000 |
| NOTE: All packages are RoHS-compliant with peak reflow temperatures of 260 °C according to the JEDEC industry standard classifications and peak solder temperatures. |                       |                         |                         |                      |                      |              |     |               |                 |      |

## 9.0 REVISION HISTORY

| Revision | Description              | Date       |
|----------|--------------------------|------------|
| 1.0      | Original                 | 2019/5/15  |
| 1.1      | Added NIRS20 part number | 2020/10/28 |

单击下面可查看定价，库存，交付和生命周期等信息

[>>Novosense \(纳芯微\)](#)