


N-Channel 25V (D-S) MOSFET, ESD Protected

GENERAL DESCRIPTION

The ME2324D is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION




FEATURES

- $R_{DS(ON)} \leq 400m\Omega @ V_{GS}=4.5V$
- $R_{DS(ON)} \leq 450m\Omega @ V_{GS}=2.7V$
- ESD Protection HBM >1KV
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Load Switch



Ordering Information: ME2324D(Pb-free)

ME2324D-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ C$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	25	V
Gate-Source Voltage		V_{GS}	± 8	V
Continuous Drain Current	$T_A=25^\circ C$	I_D	0.71	A
	$T_A=70^\circ C$		0.57	
Pulsed Drain Current		I_{DM}	2.8	A
Maximum Power Dissipation	$T_A=25^\circ C$	P_D	0.35	W
	$T_A=70^\circ C$		0.22	
Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	357	$^\circ C/W$

*The device mounted on $1in^2$ FR4 board with 2 oz copper

DCC
正式發行

N-Channel 25V (D-S) MOSFET, ESD Protected

Electrical Characteristics (T_A=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	25			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	0.5		1.0	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±8V			±10	μA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =25V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-Resistance ^a	V _{GS} =4.5V, I _D =0.4A		300	400	mΩ
		V _{GS} =2.7V, I _D =0.2A		340	450	
V _{SD}	Diode Forward Voltage	I _S =0.29A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =5V, V _{GS} =10V, I _D =0.2A		5.8		nC
Q _g	Total Gate Charge	V _{DS} =5V, V _{GS} =4.5V, I _D =0.2A		2.6		
Q _{gs}	Gate-Source Charge			1.8		
Q _{gd}	Gate-Drain Charge			0.3		
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHZ		90		pf
C _{oss}	Output Capacitance			26		
C _{rss}	Reverse Transfer Capacitance			7		
t _{d(on)}	Turn-On Delay Time	V _{DD} =6V, R _L =12Ω I _D =0.2A, V _{GEN} =4.5V R _G =50Ω		13		ns
t _r	Turn-On Rise Time			6		
t _{d(off)}	Turn-Off Delay Time			54		
t _f	Turn-Off Fall Time			11		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

DCC
正式發行





N-Channel 25V (D-S) MOSFET, ESD Protected

Typical Characteristics (T_J = 25°C Noted)






N-Channel 25V (D-S) MOSFET, ESD Protected

Typical Characteristics (T_J = 25°C Noted)



SOT-23 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	2.800	3.00
B	1.200	1.70
C	0.900	1.30
D	0.350	0.50
G	1.780	2.04
H	0.010	0.15
J	0.085	0.20
K	0.300	0.65
L	0.890	1.02
S	2.100	3.00
V	0.450	0.60

DCC
正式發行